### Computer architectures

The memory



### **Content**

- Semiconductor storages
- DRAM, SRAM
- ROM, PROM
- Enclosures, memory modules
- The principle of locality
- Caches



### The memory

- Storage: for storing programs and data. Addressable cells.
- Storage: for storing programs and data. Addressable<br>
 Central storage (Operational memory): on (fast)<br>
 Central storage (Operational memory): on (fast)<br>
memory bus, or it is connected to the processor via<br>
the system b **The memory<br>Storage: for storing programs and data. Addressable<br>cells.<br>Central storage (Operational memory): on (fast)<br>memory bus, or it is connected to the processor via<br>the system bus<br>Momory on the posiphoral controlloys** the system bus
- ipheral controllers too! These can<br>Sometimes their address ranges<br>hey not overlapped.<br>nory hierarchy later!<br>Memory © Vadász, 2007. • Memory on the peripheral controllers too! These can also be addressed! Sometimes their address ranges match, sometimes they not overlapped.
- Let's check the memory hierarchy later!



### Implementation of the storages

- In the past, ferrite ring reservoirs: magnetizability-flux switching principle. Non-volatile memory.
- Today, high-integration semiconductor chips (network of transistors[-capacitors] in a case), mounted on a memory module
	- cyclic operation!
- Two trends:
	- capacity increase,
	- access time reduction.





### Magnetic-core memory











### Please note

- The two main components of service time are:
- $-$  (1) access time, the time elapsed from the request to the memory module until it is available (response time of the memory module).<br>This is used to be on the order of  $50-150$  ns; **Please note**<br>
The two main components of service time are:<br>  $-$  (1) access time, the time elapsed from the request to the n<br>
module until it is available (response time of the memory i<br>
This is used to be on the order of
	- $-$  (2) time of the memory bus (and in the chipset).<br>On average, this is in the order of  $125$  ns.
- This gives an average service time of 195 ns .
- Let's compare it with an (average) L2 cache (external cache) service time, well it's  $4\bar{5}$  ns.
- verage) L2 cache (external cache) service time,<br>
RAMs, speed has been specified in MHz.<br>
can be written on the chips in ns : well, that's<br>
ns  $\rightarrow$  66 MHz; 10 ns  $\rightarrow$  100 MHz; 8 ns  $\rightarrow$  133<br>  $\cdot$  ....) 2.78 ns  $\rightarrow$  3600 MH • The two main components of service time are:<br>
– (1) access time, the time elapsed from the request to the memory<br>
module until it is available (response time of the memory module).<br>
This is used to be on the order of 50 Since the appearence of SDRAMs, speed has been specified in MHz.<br>Another little "fake": time can be written on the chips in ns : well, that's the cycle time!!! That is 15 ns  $\rightarrow$  66 MHz; 10 ns  $\rightarrow$  100 MHz; 8 ns  $\rightarrow$  133 MHz syst. (So this bus cycle ... ) 2.78 ns  $\rightarrow$  3600 MHz
- The real memory access speed is the bus cycle multiplied by the word width  $(MHz * bits) ... Ex.$ 
	- $-100$  MHz chip, 64-bit bus = 6400 Mbit /s = 800 MByte /sec speed
	- $-$  RDRAM 800 MHz, 16 bits  $= 1.6$  GB /sec



- RAM: Random Access Memory
- random: access to one cell does not depend on the others, we can address any of them "randomly".<br>(Not e.g. sequential access) **Semiconductor storage<br>
EXAM: Random Access Memory<br>
- random: access to one cell does not depend on the others,<br>
we can address any of them "randomly".<br>
(Not e.g. sequential access)<br>
- It is a grid consisting of rows and c** 
	- cells
- DRAM: Dynamic RAM
	- A cell is a transistor-capacitor pair for one bit.
- Memory © Vadász, 2007. Ea78 – Dynamicity: read-write, "refresh" is also dynamic and takes time.
	- Writable-readable,
	- Volite, it "forgets" when the power supply cancelled.
	- MOS, CMOS, NMOS technologies.



### A cell…



### • Writing:

- **Priting:**<br>
 Set the bit line to high or low<br>
level (according to the bit to<br>
be written); level (according to the bit to be written);  $\frac{Word \text{ Line}}{}$  - Set the bit line to high or low
	- Open the gate:  $C$  is charged

### • Reading:

- Set the bit line to "half" voltage;
- Open the gate;
- **Reading:**<br>  $-$  Set the bit line to "half"<br>
voltage;<br>  $-$  Open the gate;<br>  $-$  Depending on the AC level,<br>
the bit line voltage shifts,<br>
which is sensed by the Sense<br>
Amp.<br>
Memory © Vadász, 2007. Ea79 Depending on the AC level, the bit line voltage shifts, which is sensed by the Sense Amp.



### DRAM circuits...

- **DRAM circuits...**<br>• Grid of rows and columns, its elements are cells<br>• Additional special circuits in the chip help<br>to select rows/columns of cells (r/c address select/decoder
- Additional special circuits in the chip help
- to select rows/columns of cells (r/c address select/decoder , row/column address buffers) Frid of rows and columns, its elements are cells<br>
Additional special circuits in the chip help<br>  $-$  to select rows/columns of cells (r/c address select/decoder,<br>  $row/column$  address buffers)<br>  $-$  to store signals "read" from th
	- to store signals "read" from the cells (sens amplifiers: access transistors, output buffers)
	-
	-
- **and the orient community of the CHS** (Schs amplifiers,<br> **uences (counter)**<br>
"raise" their charge (write enable)<br>
: (possibly CPU) can help "from the<br>
I, quantity identification, error<br>
Memory © Vadász, 2007. • The memory controller (possibly CPU) can help "from the outside"
	- Memory type, speed, quantity identification, error handling



### DRAM logic structure



### A 4 x 4 matrix (1 bit of data)





### DRAM operations

- Typical memory access (read):
- Line address on the address pins  $\rightarrow$  RAS signal drops: line address is fixed in the line address buffer and the access transistors (sens amps) are activated; **Character Column and the entire row are readed by**<br> **Character is of the access on the address pins**  $\rightarrow$  RAS signal drops: line<br>
address is fixed in the line address buffer and the access<br>
transistors (sens amps) are ac
	- with the stabilization of the RAS signal, the values of the
	- column address is recorded in the column address buffers; when the CAS stabilizes, the selected part is loaded into the output buffer.





## DRAM operations - reading





### DRAM operations - write









### **Technologies**

- **Fast Page Mode (FPM) RAM (multiple column addressing in<br>
addition to one row addressing), Extended Data Out (EDO)<br>
 Burst Extended Data Output (BEDO) RAM (one row address.** addition to one row addressing), Extended Data Out (EDO)
- Burst Extended Data Output (BEDO) RAM (one row address, one column address plus 4 data cells) (dual bank, but obsolete due to the "death" of EDO)
- Martine (i.e. can go accordinate information<br>it works autonomously (the system<br>can do other things. After some time<br>resents the result (pipeline) ...<br>..): the standard SDRAM chip also has<br>(up to 200 MHZ)<br>te): 2 burst-dee • SDRAM : Synchronous DRAM (we can go above 66-100MHz) The mem "locks" the address, data and control information coming from the CPU, it works autonomously (the system Fast Page Mode (FPM) RAM (multiple column addressing in<br>addition to one row addressing), Extended Data Out (EDO)<br>Burst Extended Data Output (BEDO) RAM (one row address,<br>one column address plus 4 data cells) (dual bank, but addition to one row addressing), Extended Data Out (EDO)<br>Burst Extended Data Output (BEDO) RAM (one row address,<br>one column address plus 4 data cells) (dual bank, but obsolete<br>due to the "death" of EDO)<br>SDRAM : Synchronous **• SDRAM** : Synchronous DRAM (we can go above 66-100MHz)<br>
• **SDRAM** : Synchronous DRAM (we can go above 66-100MHz)<br>
• The mem "locks" the address, data and control information<br>
• clock), while the CPU can do other things.
- ESDRAM (Enhanced ...): the standard SDRAM chip also has a smaller SRAM cache (up to 200 MHZ)
- DDR2 : 4, DDR3 : 8, DDR4 : 8

Altalános<br>INFORMATIKAI 1Gb DDR3: 1 row 2,048 bits (256 Byte)

### DRAM - Fast Page Mode Read



Általános<br>INFORMATIKAI

**Tanszék** 

© IBM

## DRAM - EDO (Hyper Page) Mode Read



Általános

**INFORMATIKAI** 

**Tanszék** 

© IBM



DDR3 (2007): 1.5V **MM**<br>DDR3 (2007): 1.5V<br>Memory: 100 – 267 MHz<br>I/O Bus: 400 - 1067 MHz<br>Data [MT/s ]: (Transfer) **NI<br>DDR3** (2007): 1.5V<br>Memory: 100 – 267 MHz<br>I/O Bus: 400 - 1067 MHz<br>Data [MT/s ]: (Transfer)<br>DDR3-800 - DDR3-2133 Data [MT/s ]: (Transfer) **M**<br>
DDR3 (2007): 1.5V<br>
Memory: 100 – 267 MHz<br>
I/O Bus: 400 - 1067 MHz<br>
Data [MT/s ]: (Transfer)<br>
DDR3-800 - DDR3-2133<br>
DDR4 (2014): 1.2 V **NM**<br>
DDR3 (2007): 1.5V<br>
Memory: 100 – 267 MHz<br>
I/O Bus: 400 - 1067 MHz<br>
Data [MT/s ]: (Transfer)<br>
DDR3-800 - DDR3-2133<br>
DDR4 (2014): 1.2 V<br>
Memory: 200 - 400 MHz<br>
I/O Bus: 800 - 1600 MHz **NM<br>
DDR3** (2007): 1.5V<br>
Memory: 100 – 267 MHz<br>
I/O Bus: 400 - 1067 MHz<br>
Data [MT/s ]: (Transfer)<br>
DDR3-800 - DDR3-2133<br>
DDR4 (2014): 1.2 V<br>
Memory: 200 - 400 MHz<br>
I/O Bus: 800 - 1600 MHz<br>
Data [MT/s]: DDR3 (2007): 1.5V<br>Memory: 100 – 267 MHz<br>I/O Bus: 400 - 1067 MHz<br>Data [MT/s ]: (Transfer)<br>DDR3-800 - DDR3-2133<br>DDR4 (2014): 1.2 V<br>Memory: 200 - 400 MHz<br>I/O Bus: 800 - 1600 MHz<br>Data [MT/s]:<br>DDR4-1600 - DDR4-3200

Data [MT/s]: I/O Bus: 400 - 1067 MHz<br>
Data [MT/s ]: (Transfer)<br>
DDR3-800 - DDR3-2133<br>
DDR4 (2014): 1.2 V<br>
Memory: 200 - 400 MHz<br>
I/O Bus: 800 - 1600 MHz<br>
Data [MT/s]:<br>
DDR4-1600 - DDR4-3200<br>
DDR5 (2020): 1.1V DDR4 (2014): 1.2 V<br>
Memory: 200 - 400 MHz<br>
//O Bus: 800 - 1600 MHz<br>
200 - 1600 MHz<br>
200 - DDR4-3200<br>
200 - 6200 MHz<br>
2400 - 6200 MHz<br>
200 - 6200 MHz<br>
200 - 5200 MHz DDR4 (2014): 1.2 V<br>Memory: 200 - 400 MHz<br>I/O Bus: 800 - 1600 MHz<br>Data [MT/s]:<br>DDR4-1600 - DDR4-3200<br>DDR5 (2020): 1.1V<br>2400 - 6200 MHz<br>DDR5-4800 - DDR5-7200

DDR5 (2020): 1.1V

### Road map...





### Market rates are…





http://www20.tomshardware.com/motherboard/index.html

- ROM : Read Only Memory: can only be read.
- **Semiconductor storage ...**<br>ROM : Read Only Memory: can only be read.<br>- This is also a grid of cells, arranged in a row-by-column<br>array,<br>- diodes in the cells, give connection (1 bit), no connection (0 array,
- diodes in the cells, give connection (1 bit), no connection (0 bit). Semiconductor storage ...<br>
Nom : Read Only Memory: can only be read.<br>
– This is also a grid of cells, arranged in a row-by-column<br>
array,<br>
– diodes in the cells, give connection (1 bit), no connection (0<br>
bit).<br>
– Non-Voli
	-
	-
	- ot forget when turned off).<br>
	. (column-row selection).<br>
	e and addressability can coincide with<br>
	al) memory can consist partly of ROMs<br>
	1.<br>
	The content can be burned in,<br>
	sed and rewritten...<br>
	Memory © Vadász, 2007. DRAMs: the (central) memory can consist partly of ROMs and partly of DRAM .
- PROM, EPROM : The content can be burned in, EPROM can be erased and rewritten...



### • PROM ( Programmable ROM)

- row-column mesh,
- "fuse" in the cells,
- Content can be burned in.





- can be erased and rewritten ...
	- Cells have two gate FETs ( Field-Effect transistor)
		- to negative)
		-
		-
	- 1 bit: the bit line is "connected" to the ground ...
	- 0 bit: gate "closed"







# Semiconductor - EPROM







- EEPROM (Electronic Erasable PROM)
	- Like EPROM, but can be electronically erased (not by UV light).
	- It is slow, because 1 byte can be deleted or rewritten at the same time...
- **FLASH memory** 
	- This is actually EEPROM, but a block (512-x kilobytes) can be rewritten at a time.
	- It's already fast enough.





### Semiconductor Storage - Solid State Drive Not a row, but only 1 bit at a time

### FLASH memory NOR flash

Memory wear : 100,000 program-erase  $(P/E)$  cycles

N AND flash Erasure sets (all) bits, programming can only clear bits: FLASH memory NOR flash Not a row, but on<br>Memory wear : 100,000<br>program-erase (P/E) cycles<br>Erasure sets (all) bits,<br>programming can only<br>clear bits:<br>1111 – 1110 – 1010 - 0010, NAND flash<br>finally 0000 finally 0000

### Cell read-out :

Általános

**FORMATIKAI** 

Fanszék

a voltage intermediate between the threshold voltages is applied to the CG, and the MOSFET channel will conduct or remain insulating,









# Semiconductor Storage - Solid State Drive emiconductor Storage - Solid<br>NAND Flash - programming





# Solid State Drive - capacity increase<br>AND Flash, layout NAND Flash, layout





# **Solid State Drive - capacity increase**<br>AND Flash - linewidth (for the same capacity) Solid State Drive - capacity increase<br>NAND Flash - linewidth (for the same capacity)<br>34nm 25nm 20nm





# Solid State Drive - capacity increase<br>ne width - endurance is a problem **Solid State Drive - capacity increase**<br>Line width - endurance is a problem<br>



# Solid State Drive - capacity increase<br>
reasing the number of states (SLC:1, MLC:2, TLC:3 bits)

### Increasing the number of states (SLC:1, MLC:2, TLC:3 bits)



# Solid State Drive - capacity increase<br>ndurance is a concern

### Endurance is a concern



Solution: spares and wear leveling (wear-leveling algorithms)





- SRAM : Static Random Access Memory
	- these can also be written, read ,
	- are of random access ,
	- $-$  their reading time is incredibly fast,
	- but they are expensive and  $\sqrt{m}$



- energy-intensive (therefore they heat up and need to be cooled!)
- used for caches.
- they have a cell of 4-6 transistors stationary flip-flop circuit.<br>They do not have a condenser. (They are like registers of CPUs )



**Italános** 

### Memory (summary)

### • RAM

- DRAM (Packaged Highly Integrated Circuit Chips)
	- FPM, EDO, BEDO DRAM
	- SDRAM, ESDRAM
	- DDR, DDR2 , DDR3, DDR4
	- RDRAM
- SRAM
- ROM
	- PROM
	- EPROM, EEPROM
- FLASH

Általános

# Packaging of DRAM chips Packaging of DRAM chips<br>DIP: Dual In-Line Package SOJ: Small Outline J-lead







### Memory modules

- Memory modules (MM) carry the chips. Standards. They can be placed in the socket of the motherboard(s).
- Single In-line MM (SIMM)
	- For 32-bit CPUs
	- 72 contacts on the module
- Dual In-line MM (DIMM)
	- Also for 128, 184, 240 feet, 64-bit CPUs
- Small Outline DIMM (SODIMM)
	- 144 (72) pins, much smaller, for notebooks
- Rambus (RIMM, SORIMM)
	- 16-bit data path, pipelining, fast





DDR400 (for 800 MHz frontside bus chipset)







## We can increase the frequency.

• The memory timings (which can be adjusted) the bigger ones are the worse  $SDRAM: 2.5-2-2-5$  (t  $_{CL}$ -t <sub>RCD</sub>-t <sub>RP</sub>-t <sub>RAS</sub>) DDR  $(200)$ : 2.5-3-3-8 2.5V 2 -burst-deep prefetch buffer  $\Box$ DDR 4 DDR2 (400): 5-5-5-15 1.8V 4 -burst-deep

DDR3 (800): 9-9-9-24 1.5V 8-burst-deep



after the CAS drops, usually 2, 2.5, 3 cycles. Once<br>ransferred to the DQ pins.<br>fter RAS failure until the CAS signal can be sent.<br>time, the controller deactivates the line again.<br>: the line must be active during this time  $t_{\text{CL}}$  CAS Latency : waiting time after the CAS drops, usually 2, 2.5, 3 cycles. Once this is done, the data is transferred to the DQ pins.  $t_{\text{RCD}}$  RAS to CAS Delay : Wait after RAS failure until the CAS signal can be sent. Usually 2, 3 cycles  $t_{RP}$  RAS Precharge : During this time, the controller deactivates the line again. SDRAM: 2.5-2-2-5 (t c<sub>L</sub> -t <sub>RCD</sub> -t <sub>RNS</sub>)<br>
DDR (200): 2.5-3-3-8 2.5V 2 -burst-deep prefetch buffer<br>
DDR2 (400): 5-5-5-15 1.8V 4 -burst-deep<br>
DDR3 (800): 9-9-9-24 1.5V 8-burst-deep<br>
t<sub>CL</sub> CAS Latency : waiting time after only be deactivated after that . There are usually 5 to 8 cycles. It must be fulfilled :  $t_{\text{RCD}} + t_{\text{CL}} < t_{\text{RAS}}$ http://www.tomshardware.com/2007/10/03/pc\_memory/

CAS latency (CL) Clock cycles between sending a column address Atalános<br>NEORMATIKAT to the memory and the beginning of the data in response E.g.: CL14

### We can increase performance...

- Width increase, pipelining, bursting
- Dual, quad channel (parallelization)



If you want maximum memory performance, you should install two memory modules into two different memory channels to have it run in dual-channel mode. This doubles memory bandwidth by providing a 128-bit data bus.

- **Using caches**
- **Using associative libraries**



Installing two memory modules into the same channel of the memory controller will force it into single-channel mode.



### **Caches**

- Locality of the programs: experience
- Smaller capacity, but "closer" to the CPU and faster (SRAM) memory, in which
- 
- **Caches**<br>• Locality of the programs: experience<br>• Smaller capacity, but "closer" to the CPU and faster (SR.<br>• a part of the central memory content is also there.<br>• The CPU addresses both the cache and the central memo:<br>"at • The CPU addresses both the cache and the central memory "at the same time":
	- if there is a match in the cache, it will only be bought from there!
	- data consistency can be a problem Orders of magnitude:



### The principle of locality (caches)

- It is a statistically observable property of processes that they use a narrow part of their address range in a time interval...
	- Temporal locality
		- Linked their addresses again...
	- Spatial locality
		- Their nearby addresses...

The 80/20 rule: a process uses 20% of its code-data for 80% of its life

- for 80% of its life<br> **he principle, it makes sense to use**<br> **OOTATY CONTAINETS...**<br> **TLB; disk buffer cache...**<br>
Memory © Vadász, 2007.<br>
Memory © Vadász, 2007. • Due to the validity of the principle, it makes sense to use smaller but faster temporary containers...
	- cache; working set; TLB; disk buffer cache...



### Principle of locality (illustration)

- A process executes a series of instructions (instruction link series),
- Instructions may contain memory references (data references)
- A sequence of references is the reference chain (Reference String):

ences is the reference chain<br>  $\begin{array}{ll}\n\ddots \\
\text{Tr}\n\end{array}$  #  $\text{r}_{\text{t}}$  : instruction or data<br>
reference<br>
Memory © Vadász, 2007. Ea745  $\forall \omega = r_1, r_2, ... r_t, ... r_T$  $#r_+$ : instruction or data reference





Then the reference chain is as follows (a total of 9 instruction references, of which 1000 times for 7: 4000, 9000, 4001, 9001, (4002, 4003, 4004, 700i, 4005, 800i, 4006, 600i, 4007, 4008) 1000 **4002, 4003, 4009<br>Általános<br>INFORMATIKAI Tanszék** 

### Principle of locality (illustration)

- The same code with virtual memory management, in a paging system...
- Let the page size be  $1000$ , the virtual address:  $v=(p, o)$ (e.g. the address of  $[16]$  6015 is then  $v=(6, 15)$ )
- **12000**<br> **A)**  $1000$ <br> **nlikely for a small working set.**<br>
Memory © Vadász, 2007.<br> **Ea747** Then the reference chain of the pages (5 pages in total): 4, 9, 4, 9,  $\overline{(4, 4, 4, 7, 4, 8, 4, 6, 4, 4)}$  1000
	- 4, 4, 4
- A page error is also unlikely for a small working set.



### Levels of caches

The cache concept is possible between any two levels, where the higher level is faster, although with less capacity. The frequency of turning to the lower level will decrease.



### The classic cache

- Between the CPU and main memory
- Hardware solution, invisible even to the OS
- Nowadays, it has two levels (L1 and L2 levels), sometimes three
- A common solution is a separate data and instruction cache (it violates the Neumann principle, but it speeds it up!)
- In principle, but it speeds it up!)<br>
be taken into account during cache<br>
in both cache and central memory)<br>
a cache and memory are addressed.<br>
che (cache hit). Word transfer.<br>
he miss). Cache miss penalty concept.<br>
roblem: • Data consistency must be taken into account during cache design (the same content in both cache and central memory)
	- During addressing, both cache and memory are addressed.
	- If there is a hit in the cache (cache hit). Word transfer.
	- if there is no result (cache miss). Cache miss penalty concept. Block transfer.
	- Memory write (store) problem: consistency assurance



**Central** memory (n words)



Fanezék

### Block cache



### The cache design

- **Cache size**
- Block size
	- Probability of reusing newly retrieved data
	- Probability of reusing data removed from the cache
- Mapping : which cache space should be occupied by each block
- Expace should be occupied by each block<br>
1: which block should be removed from<br>
needs space (LRU : Least Recently used)<br>
ore)<br>
y if we wrote to a cache block,<br>
y only when the block is replaced.<br>
Memory © Vadász, 2007.<br>
E • Replacement algorithm: which block should be removed from the cache if a new one needs space (LRU : Least Recently used)
- Write Policy (during store)
	- Also write to memory if we wrote to a cache block,
	- Write to the memory only when the block is replaced. Write Buffer cache.



### Simple and Write Buffered Cache





### The associative library

- A memory that can be addressed by its content
- Translation Lookaside Buffer
- The storage close to the CPU helps with memory management
- $\begin{aligned} \textbf{ter in the OS subject.} \\\\ \textbf{Memory} \odot \text{Vadász, } & 2007. \end{aligned}$  Ea754 • We will discuss it later in the OS subject.



### Memory is a hierarchy





### Computer architectures

The memory End

